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Abstract. An ESD failure occurring inside the core circuitry
known as “inverter failure” will be presented and analysed in
this paper. The compact model utilised for this investigation
is shortly presented. It will be shown that not only properties
of the failed structure are relevant, but also surrounding cir-
cuitry. So the gate of an inverter will be connected during the
simulations in diverse ways to VDD and VSS. The different
possibilities of inﬂuence of pre drivers can be appraised in
this way. In order to achieve a detailed understanding of the
individual failure, it is necessary to include ambient circuitry
as well as parasitics like resistors and capacitances.
1 Introduction
Susceptibility to Electro Static Discharge (ESD) increases
with the shrinking feature size of VLSI technology. The
circuit elements which are connected directly to the pads
are particularly endangered and have to be protected. ESD
protection structures are present in every modern IC which
wouldn’t survive without these measures. ESD protection
elements are placed in parallel to susceptible structures in or-
der to divert the stress current and to clamp the node voltage
to safe values. Nevertheless the protected elements have to
be considered particularly as they still represent a possible
path for the discharge current. With the growing complexity
of IC’s associated with an increasing ESD sensitivity the op-
timization of ESD structures requires a high effort. The be-
haviour of complex systems under ESD stress is difﬁcult to
predict even for ESD engineers and requires a huge level of
expert knowledge. Circuit simulation helps to close this gap
betweenhugecircuitcomplexityandunderstandingofcircuit
behaviour during discharge. Even apparently simple struc-
tures can behave in different ways due to interaction with
surrounding circuitry. It is important to ﬁnd critical struc-
tures in circuit architectures even before production of IC’s
or construction of libraries and to accelerate search of causes
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of failed elements. In this paper, a well known failure will
be investigated which has also been addressed in the litera-
ture (Chaine et al., 1997; Krakauer et al., 1994; Puvvada and
Duvvury, 1998). Despite correct protection structures circuit
elements parallel to protections may be damaged by ESD. It
has been observed that the nMOS of an inverter fails for a
particular setup of an inverter. Especially nMOS of invert-
ers with pMOS with a large channel width are susceptible.
It will be shown that the surrounding circuitry plays an ad-
ditional role and inﬂuences the failure of the inverter. The
investigation of the inverter failure will be shown in Sect. 3.
The compact model is presented in short terms in Sect. 2. A
conclusion is given at the end of the paper.
2 Compact model
The behaviour of an ESD stressed MOSFET can be ascribed
to the turn-on of the parasitic bipolar transistor, caused by
avalanche multiplication at the drain diffusion space charge
region. AcombinationofastandardMOSmodelwithabipo-
lar model extension is already presented in Wolf et al. (1998).
The MOS model describing the FET behaviour in the normal
operating regime and additional lumped elements describing
the FET behaviour during ESD are included in the compact
model used to investigate circuitry under ESD stress. Beside
two exemplary simulations, Soppa et al. (2002) describes the
implementation of this model in a proprietary simulator. Ba-
sically, a few elements determine the high current behaviour
of the FET which are illustrated in Fig. 1. The bipolar tran-
sistor is implemented using the Ebers-Moll model (Ebers and
Moll, 1954). This model also includes capacitors, which
are mainly necessary for the simulation of the transient be-
haviour.
The IV-characteristic of a grounded-gate-nMOSFET (ggn-
MOS) can be divided into four regions shown in Fig. 2. Up to
a certain voltage, the reverse current of the drain-bulk junc-
tion can be observed (region 1). Due to a high electric ﬁeld
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Fig. 1. Proﬁle of nMOSFET with parasitic elements implemented
in SQ3.
Fig. 2. High-current behaviour of ggnMOS: 1. reverse current,
2. avalanche generation, 3. snapback, 4. high current regime
current (region 2) increases and causes a voltage drop across
the well resistor RW. If this voltage drop is high enough
(∼0.7V) to forward bias the base emitter junction of the
bipolar transistor, the voltage snaps back (snapback) to the
hold voltage (region 3). When the bipolar transistor is acti-
vated, the high current behaviour (region 4) is determined by
the diffusion resistor RD. Simulation of snapback is mainly
achieved by implementing the bipolar transistor, the current
source Iava and the resistor RW.
Measurement and simulation of the high current regime
are shown in Fig. 3. The measurement of the high current
characteristic is done step by step with short pulses (Am-
erasekera and Duvvury, 2002) for diverse current levels.
3 Inverter failure
Many fails discussed in literature are caused by turn on of
parasitic elements like pnpn structures (Amerasekera and
Duvvury, 2002). In contrast failures where breakdown of
parasitic elements is not observable are also mentioned in lit-
erature. Herethelocaldistancesofguardrings, diffusionsetc.
play a secondary role. Design properties like ﬁnger width
of transistors are important and make it possible to investi-
Fig. 3. Simulation and measurement of high current regime.
Fig. 4. Schematic of investigated inverter structure.
gate the failure mechanisms by compact simulation. In new
technologies it can be observed that nMOS of inverters with
large pMOS are susceptible to ESD discharge. This chap-
ter presents some basic examinations of the behaviour of an
inverter parallel to an ESD protection element during ESD
stress. The basic schematic of the investigated inverter struc-
ture is shown in Fig. 4.
The worst case will be investigated in the following simu-
lations. A VDD Pad is stressed positively (2kV HBM) with
a grounded VSS Pad, so that the ESD Protection element
(Clamp) is operating in breakdown mode with a higher volt-
age drop than in its diode mode. In this stress mode the
nMOS goes into breakdown and determines the triggering
behaviour of the inverter path. The ESD pulse can take two
paths from VDD to VSS: through the clamp and through
the inverter. The high current characteristics of the inverter
nMOS and the Clamp are shown in Fig. 5. The two possi-
ble paths have a low resistance in the high current regime, so
that the current distribution depends strongly on the trigger-
ing behaviour of the paths.
With additional series resistors like a pMOS or bus resis-
tances, the Clamp triggers ﬁrst and shunts the main current.
Different setups will be simulated to examine the behaviourS. Dr¨ uen et al.: ESD compact-simulation 287
Fig. 5. High current characteristic of nMOS and Clamp.
of an inverter during ESD stress. The gate potential of the
inverter transistors can be torn to different levels during an
ESD pulse. Therefore they are not connected in Fig. 4. For
sake of simplicity the pre drivers being also responsible for
the gate potential are not included to the following investiga-
tions.
In the ﬁrst investigation the gates are connected to VSS, so
that the trigger mechanisms can be explained. The snapback
of the inverter is invoked by avalanche multiplication, if the
gate is connected to the bulk-node of the nMOS (grounded
gate). Additional displacement currents also inﬂuence the
triggering. The voltage drop at the inverter is essential for
triggering of the nMOS. In other words, a good clamping
behaviour of a protection device can be inhibited by addi-
tional voltage drop in the main current path due to resistors or
diodes. If the voltage exceeds the trigger voltage, the nMOS
triggers and current can ﬂow through the inverter getting low
ohmic. During ESD stress the voltage drop at the inverter
and the inverter current are determined by the width of the
clamp (WClamp). Figure 6 shows the inﬂuence of WClamp on
the inverter-current IInverter. The threshold width WClamp,th
divides this graph into two regions:
– Region 1: current through inverter
– Region 2: no inverter current
Agoodclampingbehaviourisachievedusingaclampwith
a high width and a low resistance in the high current regime.
Thetrigger-thresholdisnotattainedandthusnocurrentﬂows
in the inverter. Reduction of WClamp does not show an in-
ﬂuence until WClamp,th is reached. The current is increasing
suddenlyifWClamp isfallingbelowWClamp,th. Furtherreduc-
tion of WClamp increases the current continuously. The width
of the pMOS additionally inﬂuences the current through the
inverter. Despite a good clamping behaviour of the power
clamp, current can ﬂow through an inverter if the resistance
of the pMOS is low enough. Equivalent results are obtained
if the pMOS is replaced with a resistor. In this case, variation
of the resistor is equal to variation of the pMOS width. Tran-
Fig. 6. Dependence of WClamp on inverter current.
Fig. 7. Setup with intrinsic and external capacitors.
sient effects play a role as well as the reduction of the series
resistance in the inverter path.
Normally the potential of the gate during an ESD event
is between VSS and VDD. In the following investigation the
gate potential is determined by lumped capacitances. An in-
vestigation of the impact of the gate potential on the current
through the inverter will be done in this chapter. As the gate
voltage increases by capacitive coupling, the nMOS is in on-
state before reaching the breakdown voltage. The gate poten-
tial will be determined by the capacitors connected from the
gatetoVDD orVSS. Thissetupcorrespondstoacircuitwhere
the transistors connected to the gate are turned off. It should
be recognized that potentials are not constant values, but ad-
justed during ESD pulse due to capacitors and resistors. Two
setups are simulated in this investigation. In one case the gate
potential is determined by the intrinsic diffusion-well capac-
itance of the pMOS, in the other case the gate potential is
ﬁxed by capacitors outside the transistor. These two setups
differentiate whether external capacitors or intrinsic capaci-
tors dominate the gate potential. The schematic with intrinsic
and external capacitors is depicted in Fig. 7.
In addition to the ESD protection element, the width of the
pMOS and the gate potential plays an important role, which
is investigated in this chapter. The high current regime re-
sistance of the inverter path with triggered nMOS is deﬁned288 S. Dr¨ uen et al.: ESD compact-simulation
Fig. 8. Inverter current with intrinsic capacitors controlling the gate
voltage.
by the width of the pMOS and by the gate potential of the
pMOS. A high gate potential or a low pMOS width restrain
the discharge current through the inverter during ESD stress.
Figure 8 shows the inﬂuence of pMOS width on the current
through the inverter. In these simulations the intrinsic capac-
itors determine the gate potential. The current doesn’t show
the expected linear increase with the width.
Two effects inﬂuence this behaviour. Increasing the width
of the pMOS, the current should increase linearly. The devia-
tion of the curve shown in Fig. 8 from the expected character-
istic is caused by the increase of the gate-source capacitance
with the width of the pMOS. Due to this capacitance the
gate potential approaches the VDD potential and the pMOS
is driven into its blocking-state. In this case the gate voltage
limits the current through the inverter. With large external
capacitors at the gate of the inverter the gate voltage doesn’t
depend on the pMOS width anymore. The expected linear
curve can be observed in Fig. 9.
This investigation demonstrates that the MOS parameters
(pMOS width, gate voltages, attached capacitances) had a
signiﬁcant impact on the current through the inverter and
with that on the failure of the susceptible nMOS. Assuming a
failure current of approximately 2mA/µm, the nMOS would
survive in the ﬁrst case but would fail for a certain pMOS
width using the second setup.
4 Conclusion
In addition to the width of powerclamp and pMOS the gate
potential controlled by capacitors has a signiﬁcant inﬂuence
on the current through the inverter. It depends on the capaci-
tors, which can be external or intrinsic, if the current through
the inverter surmounts the failure current, and thus if the in-
verter fails. This is one possible answer to the question why
only a few of many equal inverter structures are susceptible
to ESD events. ESD performance doesn’t only depend on
Fig. 9. Inverter current with external capacitors controlling the gate
voltage.
the design of the inverter, but also on the behaviour of the
surrounding circuitry during ESD. In real circuitry, diverse
factors can affect the current and thus the failure of the in-
verter. So adjacent circuitry as well as parasitics like capac-
itors and resistors have to be included to the investigation of
ESD failures by circuit simulation.
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